Ali Mashtizadeh f19f44634a pmc: Add support for AMD UMC counters ...

This change adds support for AMD's UMC performance counters.  It is a
bit more complicated than existing counters because the enable bit has
moved.  This supports Zen 4 through most Zen 6 chips as UMC counters are
per-node, where a node does not necessarily translate to a NUMA domain.
A few follow up changes to PMC will address this limitation.

Reviewed by:	mhorne
Sponsored by:	Netflix
Pull Request:	https://github.com/freebsd/freebsd-src/pull/2368

2026-09-03 13:04:06 -03:00

..

hwpmc_amd.c

pmc: Add support for AMD UMC counters

2026-09-03 13:04:06 -03:00

hwpmc_amd.h

pmc: Add support for AMD UMC counters

2026-09-03 13:04:06 -03:00

hwpmc_arm64_md.c

…

hwpmc_arm64.c

…

hwpmc_arm64.h

…

hwpmc_arm.c

…

hwpmc_armv7.c

…

hwpmc_armv7.h

…

hwpmc_cmn600.c

…

hwpmc_cmn600.h

…

hwpmc_core.c

…

hwpmc_core.h

…

hwpmc_dmc620.c

…

hwpmc_dmc620.h

…

hwpmc_e500.c

…

hwpmc_ibs.c

hwpmc: Add EXTERROR diagnostics to the AMD and IBS allocators

2026-07-21 14:14:39 -03:00

hwpmc_ibs.h

hwpmc_ibs: Add more IBS register definitions

2026-06-23 13:36:47 -03:00

hwpmc_intel.c

hwpmc: add RAPL energy-counter class (AMD + Intel)

2026-07-28 11:54:21 -03:00

hwpmc_logging.c

…

hwpmc_mod.c

hwpmc: Fix the execve handler

2026-08-25 15:46:23 +00:00

hwpmc_mpc7xxx.c

…

hwpmc_power8.c

…

hwpmc_powerpc.c

…

hwpmc_powerpc.h

…

hwpmc_ppc970.c

…

hwpmc_rapl.c

hwpmc: do not register RAPL when the unit register reads as zero

2026-08-23 10:09:36 +02:00

hwpmc_rapl.h

hwpmc: add RAPL energy-counter class (AMD + Intel)

2026-07-28 11:54:21 -03:00

hwpmc_riscv.h

…

hwpmc_soft.c

…

hwpmc_soft.h

…

hwpmc_tsc.c

…

hwpmc_tsc.h

…

hwpmc_uncore.c

…

hwpmc_uncore.h

…

hwpmc_x86.c

hwpmc(4): stop overwalking past _start on amd64 user callchains

2026-09-02 11:29:08 -03:00

pmc_events.h

hwpmc: add RAPL energy-counter class (AMD + Intel)

2026-07-28 11:54:21 -03:00

pmu_dmc620_reg.h

…

pmu_dmc620.c

pmc_dmc620: drop unneeded includes

2026-07-28 12:00:08 -03:00