Andrew Turner 1bf4adf8cc hwpmc/arm64: Hard code the initial pmcr state ...

We can't the fields in PMCR_EL0 are configured in the way we expect.
Rather than depending on prior configuration hard code the fields
we want set.

Sponsored by:	Arm Ltd
Differential Revision:	https://reviews.freebsd.org/D50434

2025-05-27 20:55:44 +01:00

..

hwpmc_amd.c

…

hwpmc_amd.h

…

hwpmc_arm64_md.c

…

hwpmc_arm64.c

hwpmc/arm64: Hard code the initial pmcr state

2025-05-27 20:55:44 +01:00

hwpmc_arm64.h

…

hwpmc_arm.c

…

hwpmc_armv7.c

…

hwpmc_armv7.h

…

hwpmc_cmn600.c

…

hwpmc_cmn600.h

…

hwpmc_core.c

x86: Allow sharing of perfomance counter interrupts

2024-12-15 16:39:36 +01:00

hwpmc_core.h

…

hwpmc_dmc620.c

…

hwpmc_dmc620.h

…

hwpmc_e500.c

…

hwpmc_intel.c

…

hwpmc_logging.c

…

hwpmc_mod.c

…

hwpmc_mpc7xxx.c

…

hwpmc_power8.c

…

hwpmc_powerpc.c

…

hwpmc_powerpc.h

…

hwpmc_ppc970.c

…

hwpmc_riscv.h

…

hwpmc_soft.c

…

hwpmc_soft.h

…

hwpmc_tsc.c

…

hwpmc_tsc.h

…

hwpmc_uncore.c

…

hwpmc_uncore.h

…

hwpmc_x86.c

hwpmc_x86: Fix NULL deref when loading on unsupported hardware

2024-12-23 11:00:57 +01:00

pmc_events.h

…

pmu_dmc620_reg.h

…

pmu_dmc620.c

…