Luke Nelson c648c9c742 bpf, arm: Optimize ALU ARSH K using asr immediate instruction ...

This patch adds an optimization that uses the asr immediate instruction
for BPF_ALU BPF_ARSH BPF_K, rather than loading the immediate to
a temporary register. This is similar to existing code for handling
BPF_ALU BPF_{LSH,RSH} BPF_K. This optimization saves two instructions
and is more consistent with LSH and RSH.

Example of the code generated for BPF_ALU32_IMM(BPF_ARSH, BPF_REG_0, 5)
before the optimization:

  2c:  mov    r8, #5
  30:  mov    r9, #0
  34:  asr    r0, r0, r8

and after optimization:

  2c:  asr    r0, r0, #5

Tested on QEMU using lib/test_bpf and test_verifier.

Co-developed-by: Xi Wang <[email protected]>
Signed-off-by: Xi Wang <[email protected]>
Signed-off-by: Luke Nelson <[email protected]>
Signed-off-by: Daniel Borkmann <[email protected]>
Link: https://lore.kernel.org/bpf/[email protected]

2020-05-04 17:04:42 +02:00

..

bpf_jit_32.c

bpf, arm: Optimize ALU ARSH K using asr immediate instruction

2020-05-04 17:04:42 +02:00

bpf_jit_32.h

bpf, arm: Optimize ALU ARSH K using asr immediate instruction

2020-05-04 17:04:42 +02:00

Makefile

…